

## **APPENDIX B**

### **CLEAN VERSION OF SPECIFICATION**

## Noise Canceling Circuit

1. Field of the Invention

5 The present invention mainly relates to ripple noise cancellation in a stabilized DC power supply, and particularly provides a power circuit that achieves the high ripple noise cancellation rate with low operating current.

10

2. Discussion of the Background Art

Not only electronic equipments, but also all the other electronic devices contain a plurality of stabilized DC power supply voltages. The power circuits are disposed in digital circuits, high-frequency circuits and analog circuits, said power circuits having the characteristics suitable for use in these circuits. In a cellular phone, among others, the highest ripple cancellation rate is required because a poor ripple cancellation rate in a power supply of a transmitting section degrades the clarity of the voice conversation. Even in a digitally coded wireless communication means, a carrier signal is modulated and demodulated in an analog manner during the modulation and the demodulation, and therefore the power source ripple noises adversely influence the error rate. As to the cancellation of these ripple noises, for example, the cancellation rate of -80dB can be achieved by causing a sufficient amount of the operating current of 100  $\mu$ A to flow. Though some inventions are proposed as described later, there is no proposal that drastically

reduces the low operating current and realizes the high ripple cancellation rate.

At present, it is assumed that a few billion of such equipments are operated all over the world. In case one power circuit is operated with  $200\mu\text{A}$ , it means that the current of 1,000,000 ampere flows in five billion power circuits. In case one power circuit is operated with 3V, it means that the electric power of 3,000KW is consumed. The prior arts and the circuit theory based on the prior arts will be examined below by referring to the diagrams.

(1) Example of a Conventional Circuit

15

Figs. 1 and 2 are a block diagram and a circuit diagram of a CMOS-type stabilized power circuit that has been conventionally used. In Fig. 1, the numerals 1 and 2 indicate voltage supply terminals. The numeral 50 indicates a reference voltage generation circuit that generates a reference voltage  $V_{\text{ref}}$ . The numeral 60 indicates a circuit that generates a bias current for determining an operating current. The numeral 100 indicates an error amplifier circuit that amplifies an error voltage for the reference voltage  $V_{\text{ref}}$ . The error amplifier circuit 100 is a two-stage amplifier; a differential circuit 10 is the first stage and a phase inversion amplifier 20 is the second stage. The numeral 40 indicates a circuit that detects a fluctuation of the output voltage and divides the voltage. The concrete example of the conventional stabilized

power circuit is shown in the circuit diagram of Fig. 2. The reference voltage generation circuit 50 is connected to an input terminal N1 of the error amplifier, and the output divider circuit 40 is connected to an input terminal N2 of the error amplifier.

Fig. 3 is a graph that shows the DC characteristics in the conventional circuit shown in Fig. 2, showing the dependence on a power supply voltage  $V_{dd}$  by the output voltage  $V_{out}$  and the reference voltage  $V_{ref}$ . The horizontal axis indicates the power supply voltage  $V_{dd}$ . The numeral 31 indicate an operating current. The numeral 32 indicates a gate voltage of an output transistor. The numeral 33 indicates the output voltage  $V_{out}$  and the numeral 34 indicates the reference voltage  $V_{ref}$ .

Fig. 4 is a 10,000-times-expanded Fig. 3. The numeral 41 indicates the output voltage  $V_{out}$  and the numeral 42 indicates the reference voltage  $V_{ref}$ . As shown by the numeral 42, generally, the reference voltage source  $V_{ref}$  has a positive source voltage coefficient and has the properties, that as the source voltage rises, the output is increased. These properties are inconvenient for the ripple cancellation rate, whereby particularly the ripple cancellation rate in the low band is to be greatly influenced by the source voltage dependency coefficient of the reference voltage. Though it is not impossible to set the source voltage coefficient to zero, a trimming and a special voltage coefficient element need to be used. Therefore, this

requires very great costs in a widely used semiconductor manufacturing method.

(2) Theoretical Formula of the Conventional Circuit

5

Next, the theory of the output voltage will be examined. The output voltage  $V_{out}$  is represented by the following formula:

10 
$$V_{out} = V_{ref} \cdot (A_v / 1 + K \cdot A_v) + S_o$$
  
(1)

In this formula,  $V_{ref}$  indicates the reference voltage,  $A_v$  represents a voltage gain of the error amplifier,  $K$  represents the division ratio of the divider circuit, and  $S_o$  represents a system offset voltage of the error amplifier.

20 The reference voltage  $V_{ref}$  is influenced by the source voltage  $V_{dd}$ . Therefore, the change rate thereof is represented by the source voltage coefficient of  $V_{ref}$ ,  $\Delta V_{ref} = (\delta V_{ref} / \delta v) / K$ .

25  $K$  is the division ratio of an output voltage-division resistance, and  $K < 1$ . The high PSRR cannot be realized, unless the ripple noise  $\Delta V_{ref}$  derived from  $V_{ref}$  is rejected by a filter (PSRR means Power Supply Rejection Ratio, the ratio representing how much the output changes when the source voltage  $V_{dd}$  changes by 1V; for example, if the output changes by 1mV, PSRR is 30 1mV/1V, i.e. -60dB). The ripple noise of  $V_{ref}$  contains

a very low frequency and a high frequency component, and therefore a large time constant is required for a filter, whereby a filter rejecting all the frequency bands cannot be integrated on the same semiconductor  
5 chip.

In Fig. 4,  $V_{ref}$  increases by about  $10\mu V$  (-100dB), when  $V_{dd}$  is from 4v to 5v (0dB).  $V_{out}$  increases by  $90\mu V$  (-82dB).

10

K indicates the division ratio of the output divider circuit and is represented by the following formula:

$$K = R1/R1 + R2$$

15

Here, R1 and R2 indicate resistors in the output divider circuit. If these resistors are made of polysilicon, the influence of  $V_{dd}$  can be neglected. Therefore, the rate of change of the source voltage  $V_{dd}$  is  
20 not taken into consideration. The value of K is a division value that determines the output voltage.  $V_{ref}$  is generally from 0.2 to 0.8, and an extremely small or large value cannot be determined. Thus, this value contributes to the ripple reduction in a limited manner only.  
25

So in the formula (1) represents the system offset voltage, which is unavoidably generated due to the circuit configuration. The system offset voltage is  
30 introduced by assuming its existence from an experimental value, on the basis of a way of thinking that

has never been conventionally employed. It is empiri-  
cally known that  $S_o$  is influenced by  $V_{dd}$ , and the for-  
mula (1) represents that  $S_o$  has a positive coefficient  
in most cases and, if a negative coefficient is feasi-  
5 ble,  $S_o$  plays an important role.

Here, the source voltage coefficient is represented by  
 $S_o =$   
 $\delta S_o / \delta v.$

10

$A_v$  indicates an amplification factor of the entire  
circuit, has an open-loop gain and has a dependency on  
the source voltage  $V_{dd}$  as a matter of course. There-  
fore, the rate of change is represented by the follow-  
15 ing differential formula:

$$\Delta A_v = (\delta A_v / \delta v) / (1 + K A_v)^2$$

Incidentally, in case  $A_v = 10,000$  times (80dB),  $K =$   
20 0.5, and the source voltage increases by 1V, 10,000  
times is changed into 12,000 times, so that  $\delta A_v =$   
2,000 times and  $\delta V = 1v$ . Thus,

$$\Delta A_v = 80 \times 10^{-6}$$

25

When  $V_{ref} = 1.2V$ , the ripple component is equal to  
96  $\mu V$  (-80.5dB), and it is clear that it cannot be ne-  
glected.

30 From the above-mentioned examination of the theory, it  
is clear that the total ripple component of  $V_{out}$  is

represented by the following formula (2):

$$\Delta V_{out} = \Delta V_{ref} + V_{ref} \cdot \Delta A_v + \Delta S_o$$

(2)

5

### (3) Examination of Stability

Next, as to the operation stability, the frequency theoretical formula of the gain, the poles and the zero points of each amplifier will be examined (see *Analog Integrated Circuit Design*, written by David A. Johns and Ken Martin, the first edition, John Wiley & Sons Inc., 1997, pages 223 - 224).

15 First, the gain of each amplifier is considered. In Fig. 2, the first stage 10, the second stage 20 and the output circuit 30 also have an amplifying effect. Therefore, assuming that, as seen from the amplifying circuit at the third stage, the voltage gain at each stage is  $A_{v1}$ ,  $A_{v2}$  and  $A_{v3}$ ,  $A_v = A_{v1} \cdot A_{v2} \cdot A_{v3}$ . Assuming that the gain of the  $i^{th}$  amplifier stage is  $A_{vi}$ ,  $A_{vi}$  is represented by the following formula (3):

$$A_{vi} = G_{mi} \cdot Z_{oi}$$

25 (3)

Here,  $G_{mi}$  and  $Z_{oi}$  are a conductance and an output impedance of the  $i^{th}$  stage amplifier, and  $Z_{oi} = R_{pi} // R_{ni} // C_{oi}$  ( $R_{pi} // R_{ni} // C_{oi}$  represents an output resistor of a P transistor  $i$ , an output resistor of an N transistor  $i$  and a parallel impedance equal to the ca-



capacity of an output  $i$ ).  $R_{pi}$  is represented by the following formula (4) and  $G_{mi}$  is represented by the following formula (5):

$$R_{pi} = \alpha (L_i/I_{di}) \sqrt{V_{dgi} + V_{tpi}} \quad (4)$$

Here, the symbol  $\alpha$  indicates a correction coefficient and is approximately  $5 \times 10^6 \sqrt{V/m}$ .

10

$$G_{mi} = \sqrt{2\mu_p C_{ox} (W_i/L_i) I_{di}} \quad (5)$$

The symbols  $\mu_p$ ,  $C_{ox}$ ,  $W_i$ ,  $L_i$  and  $I_{di}$  represent: a carrier mobility of a PFET, a unit capacity of a gate oxide, a channel width of a transistor  $i$ , a channel length and a drain current, respectively.

15

Next, the frequency characteristic will be considered.

20

The amplifier circuits at the first, second and third stages (the output circuit is the amplifier circuit at the third stage), respectively have the poles at the frequency of  $F_{pi}$ .

25

$$F_{pi} = 1/2\pi * Z_{oi} \quad (6)$$

As to the outputs of each stage, at the frequency  $F_{pi}$ , the amplification factor starts to be reduced at - 6dB/octave.

30

From the formula (2), it is clear that the larger amplification factor  $A_v$  contributes to a reduction of the ripple component of  $V_{out}$ . From the formula (5), it is assumed that the circuit gain becomes higher by making the drain current  $I_{di}$  larger to some extent. On the other hand, according to the formula (4), the drain current  $I_{di}$  is made smaller, so that the output impedance becomes higher and the gain rises. Further, according to the formulae (4) and (5), when the drain current  $I_{di}$  is reduced, the polar frequency is reduced, and the gain is limited and does not reach the high frequency.

At this stage, the stability and the ripple rejection rate are not sufficiently examined, and the frequency characteristic relates to zero points. At the polar frequency, the gain is reduced by the rate of -6dB/octave and, at the zero-point frequency, the gain rises by the rate of +6dB/octave. In the normal state, the polar frequency is low and the gain shows an even characteristic.

According to an example of the prior art in Fig. 1, there are two zero points that greatly concern the frequency characteristic of the phase and the gain. The first zero-point frequency  $F_{z1}$  is determined by an output smoothing capacitor  $C3$  and a load resistance  $R3$ .

30

$$F_{z1} = 1/2\pi * R3 * C3$$

(7)

The second zero-point frequency is also very important. The output circuit of the output transistor P4  
5 is connected by a gold wire with the diameter of  $25\mu$   
-  $30\mu$  in the integrated power circuit. When its  
length is from 1mm to 3mm, it has a resistance from  
several 10mohms to one hundred and several 10mohms.  
Both ends of said gold wire that are bonded to a bond-  
10 ing pad and a lead wire have a contact resistance and  
a parasitic resistance. The total resistance is  $R_{og} =$   
100mohm - 200mohm. The equivalent series resistance  
ESR of the smoothing output capacitor C3 is also  
greatly related by the following formula.

15

$$Fz2 = 1/2\pi * (R_{og} + ESR) * C3$$

(8)

#### (4) Examination of Zero-Point Frequency

20

C3 is used generally in the range from 1,000pF to  
10 $\mu$ F. R3 greatly varies in dependence on a load cur-  
rent. For example, in case of about 10ohm - 100Kohm,  
Rog = 200mohm and ESR = 20mohm, Fz1 = 0.15Hz - 1.5MHz,  
25 and Fz2 = 72KHz - 7.2MHz. Fz1 moves depending upon the  
current during the operation. When the load current is  
large, Fz1 moves to a very high frequency. In case of  
no load condition, it moves to very low frequency to  
make a large phase delay, which is likely to cause an  
30 unstable state. On the other hand, Fz2 does not depend  
on the load current, once the values of each section

- are set. However, the equivalent resistance ESR of the output smoothing capacitor greatly varies depending on the type of the capacitor. Namely, the ESR of a chemical capacitor ranges from a few ohms to a few 10 ohms.
- 5 The ESR of a tantalum capacitor ranges from one ohm to a few ohms. The ESR of a ceramic capacitor ranges from a few mili-ohms to several 100 mili-ohms. Therefore, a capacitor of a certain type may make the operation unstable.
- 10 Fz2 will be explained in detail later and is an important element for the stability, because the phase delay influences the phase characteristic at about 180 degrees.
- 15 (5) Examination of Concrete Examples of Stability and Polar Frequency

As for the pole frequency  $F_{p1}$ , it is said that the

20 stability of the stabilized power circuit is stable if the polar frequencies are isolated from each other. For example, it is said that no problem is caused if they are isolated by 10 times. The concrete examples of the polar frequencies at each stage will be examined.

25

The polar frequency  $F_{p1}$  at the first stage is  $R_{o1} = 300K - 150K$  and  $C_{o1} = 0.1 - 0.2pF$ .  $F_{p1} =$  about several 100 KHz - a few MHz. Since the frequency is high, the

30 stability is comparatively unlikely to cause a problem. And, since  $C_{o1}$  is small, the additional capacity

for performing the phase compensation can be small, and the position should be suitably chosen for the phase compensation. In Fig. 2, a series circuit comprising a capacity and a resistance is added between  
5 the gate and the drain of P3, so that a stable error amplifier can be constructed. However, in the conventional circuit, this phase compensation degrades the PSRR very much. According to the present invention, a sufficient phase compensation is carried out and the  
10 PSRR is improved in a canceling signal generation circuit mentioned later. Therefore, a power circuit with the high stability and the low operating current can be realized.

15 The second polar frequency  $F_{p2}$  at the second stage is as follows:

$R_{o2} = 50K \sim 100K$ ; and

$C_{o2} = 150pF \sim 200pF$ .

$C_{o2}$  is the sum of the gate capacitance of the output  
20 transistor and an additional capacitance  $C2$ . While changing in dependence on the output current standard the size of the output transistor, for example, by using a circuit with a large output transistor, a large capacitance should be included in  $C_{o2}$  from the first  
25 stage on. Though the second polar frequency  $F_{p2}$  is approximately fixed during the operation, it becomes important in connection with  $F_{p3}$  mentioned later.

The third polar frequency  $F_{p3}$  at the last stage  
30 greatly varies during the operation, because  $R_{o3}$  greatly varies in dependence on the load current. Un-

der the no-load state,  $R_{o3}$  becomes equal to the output voltage-dividing resistance, is lowered to several 100Hz when the output voltage-dividing resistance is large, and the phase rotates from the low frequency.

5. Therefore, the phase allowance is reduced and instability may be caused. In order to prevent it from occurring, an idling current is caused to flow through the output voltage-dividing resistance. This is one reason why the circuit current cannot be remarkably reduced.

When the large current flows, the polar frequency  $F_{p3}$  rises to 150KHz. At this time, when  $F_{p3}$  is close to the polar frequency  $F_{p2}$  and the gain is large, the operation becomes unstable. To avoid the instability,  $F_{p2}$  needs to be deviated. In the present circuit configuration,  $F_{p2}$  cannot be higher. According to the countermeasure in the prior art, generally  $F_{p2}$  is decreased by increasing  $C2$ . However, this measure allows the power ripple noises to pass from  $p_d$  to  $V_{out}$ , because a capacitor of a few pF - a few 10pF is added to the gate of  $P4$ , so that the ripple noise rejection is unavoidably sacrificed thereby. Further, in response to a pulse change, a sufficient amount of operating current needs to flow through  $P3$  for driving the output transistor  $P4$  in order to make the charging and the discharging of the additional capacitor faster.

As described above, according to the conventional circuit configuration, it is inferred from the theoretical formula that: a sufficient operating current and a

sufficient idling current are required to flow in order to attain an excellent ripple noise rejection rate (e.g. the characteristic of over -80dB at 10Khz) as well as excellent stability.

5

(6) Simulation Characteristic of the Conventional Circuit.

10 Figs. 5 and 6 are graphs illustrating the simulation result of the gain phase-frequency characteristics and the PSRR characteristics in the conventional circuit, where the current is high. The curves 51, 52, 53 indicate the gain characteristics of Vout, and the curves 54, 55, 56 indicate the phase characteristics. The  
15 curves 61, 62, 63 indicate the PSRR characteristics. The curves 51, 54, 61 indicate the case where the operating current is 100  $\mu$ A or more. The curves 52, 55, 62 indicate the case where the operating current is 2  $\mu$ A or less. A phase margin is an index for measuring  
20 the stability of a circuit, and it is defined as a phase difference from 180 when the gain is 1. It is said that the phase margin of more than 40 degrees from the 180-degree phase at the frequency with the gain of 1 means a good stability, and there is no os-  
25 cillation. The gain margin is also an index of the stability of the circuit. It is defined as a reduction ratio of the gain in case the phase of the output signal is delayed by 180 degrees. It is said that, if the gain is reduced by more than 12dB at the frequency,  
30 when the phase of the output is delayed by 180 degrees, it means good stability with no oscillation.

The phase margin will be examined below.

- In Fig. 5, the phase curve 54 has the sufficient phase margin of about 50 degrees at the frequency 400Khz where the phase curve 54 traverses 0dB. The PSRR curve 61 indicates the PSRR characteristics, when the operating current is sufficiently large, and shows that excellent -90 dB characteristics are attained.
- On the other hand, the numerals 52 and 55 show that the curve 55 has already passed 180 degrees, when the curve 52 is 0dB, that the curve 52 still has the sufficient gain of 40dB approximately at the frequency 10Khz where the curve 55 traverses 180 degrees, and that the oscillation occurs approximately at this frequency. Namely, in the conventional circuit, when the operating current is decreased, the phase rotation occurs from the low frequency and the gain is not reduced, so that a stable operation cannot be attained.
- The characteristic curves 53, 56, and 62 show the characteristics corresponding to the case where the output capacitance C3 is increased to 100 $\mu$ F under the condition of an operating current around 2 $\mu$ A, so that the phase characteristics are improved to enhance the stability. Due to the increase of C3, the 3rd pole Fp3 drastically comes down and the gain decreases by about 20dB. The 2nd zero-point frequency Fz2 is set between 10Khz and 100Khz because of the large C3, to suppress the phase delay and greatly improve the stability. The phase curve 56 shows the phase margin of about 50 de-



greets in case the gain of the curve 53 is 0dB. Thus, by adjusting the pole and the zero point, even the conventional circuit system can achieve sufficient stability under the condition of the very low operating current and realize a stabilized power circuit. However, C3 requires a large capacitance value and therefore the conventional circuit cannot be applied to a small apparatus. As a result, there is a problem that the PSRR is drastically decreased. The curve 62 in Fig. 6 indicates the PSRR characteristics corresponding to the curves 53, 56 and shows that the characteristics are degraded by no less than 40dB or more around the 10KHz frequency in comparison with the curve 61.

15

A curve 63 shows, for the purpose of comparison, a PSRR characteristic of the conventional circuit in Fig. 2, where the operating current is  $2\mu\text{A}$  or less. The circuit has a two-stage amplification structure and therefore an insufficient gain results in poor characteristics.

As described above, it is understood that the conventional circuit system cannot attain the excellent ripple rejection rate, unless the operating current is sufficiently large.

#### (7) Classification of Prior Arts

There have been many proposals about the ripple rejection in response to increasing market demands for a

cellular phone and a wireless LAN. Those are categorized as follows.

(Category 1)

- 5 Method by optimization of polar frequency and zero-point frequency, and gain increase (see e.g. US Patent Nos. 5631598 and 6304131; JP Patent Application Disclosure Nos. 2001-195138, 2000-284843, 4-263103, and 5-35344)

10

(Category 2)

- Method for operating the reference voltage source and the error amplifier by self stabilized voltage (see e.g. US Patent No. 5889393 and JP Patent Application Disclosure No. 5-204476)

15

(Category 3)

- Method for adaptively controlling the polar frequency and the zero-point frequency under the no-load condition (see e.g. US Patent No. 6246221 and JP Patent Application Disclosure No. 2000-47738)

20

(Category 4)

- Method of rejection by ripple filter (see e.g. JP Patent Application Disclosure No. 8-272461; and JS Patent Nos. 5130579 and 4327319)

25

(Category 5)

- Method of cancellation by reactor transformer (see e.g. US Patent No. 5668464 and JP Patent Application Disclosure No. 2001-339937)

30

Recently, the invention concerning Category 1 has been often proposed, and has the feature of excellent ripple rejection rate. However, current amplifiers are added to cause an increase of the number of components. And, basically, it applies the scope of the above-mentioned conventional theory. Therefore, the operating current cannot be drastically decreased. This problem still remains unsolved.

10

In the invention concerning Category 2, the unstable state occurs inevitably in the instant of switching from the original power source to the self-stabilized output at the time of starting-up, so that the time from the starting operation to the stabilization of the output becomes longer. While the invention has been lately applied to a cellular phone, etc., the power source is intermittently operated in order to save electric power, and therefore it is critical, inasfar as that it takes a long time to start up. Further, a precise level shift circuit is required between the error amplifier and the output transistor and the operating current is further increased. Therefore, a low consumption current cannot be realized.

25

In the invention concerning Category 3, as Category 1, the design theory in the error amplifier is still a conventional one and therefore the operating current cannot be decreased. The load current drastically changes and has the property to contain many noises. And, when the load current is fed back, it prevents

the ripple rejection characteristics.

In the invention concerning Category 4, the ripple component contains the frequency band from a few Hz to the high frequency region. Particularly, in order to filter the ripples in the low frequency, the large time constant is indispensable and the integration on a semiconductor substrate cannot be realized without greatly increasing the costs.

10

In the invention according to Category 5, the large reactor transformer cannot be integrated and the application of this invention is limited.

15 In order to solve the above-mentioned problems, the present invention has the technical object of providing a ripple rejection circuit having a simple and clear design theory with excellent stability, said circuit having the feature that the various characteristics are not degraded even by decreasing the operating current to 1/100 or less of the conventional operating current and the circuit is not complicated.

20

#### SUMMARY OF THE INVENTION

25 According to the present invention, as technical means for achieving the above-mentioned object, a noise canceling circuit comprises: a reference voltage generation means for generating a reference voltage; a bias current generation means for generating a bias current  
30 determining an operating current; an error amplifier means for amplifying an error voltage for said refer-

ence voltage; a voltage-current output means for generating an output of a power circuit; and an output voltage-dividing means for detecting a fluctuation of the output voltage, wherein: said error amplifier

5 means comprises an input part consisting of a pair of the 1-type semiconductor elements and a load part consisting of a pair of the 2-type semiconductor elements; a noise suppression part consisting of a pair of the 1-type semiconductor elements is disposed between said input part and said load part; and the pair

10 of the elements of said noise suppressing part is constructed with a different size to thereby control the power voltage dependency of the output voltage.

15 Further, a noise canceling circuit comprises: a reference voltage generation means for generating a reference voltage; a bias current generation means for generating a bias current determining an operating current; an error amplifier means for amplifying an error

20 voltage for said reference voltage; a voltage-current output means for generating an output of a power circuit; an output voltage-dividing means for detecting a fluctuation of the output voltage; and a canceling signal generation means containing at least one capacitance component, wherein: a first input terminal

25 of said error amplifier means is connected to said reference voltage generation means; a second input terminal of the error amplifier means is connected to said output voltage-dividing means; said second input

30 terminal is connected to said canceling signal generation means; the canceling signal generation means

voltage-divides a noise signal by said capacitance component and a resistance component of the output voltage-dividing means, and advances the phase of the noise signal; the error amplifier means comprises an  
5 input part consisting of a pair of the 1-type semiconductor elements and a load part consisting of a pair of the 2-type semiconductor elements; a noise suppression part consisting of a pair of the 1-type semiconductor elements is disposed between said input part  
10 and said load part; and the pair of the elements of said noise suppression part is constructed in different size to thereby control the power voltage dependency of the output voltage.

15 Further, absolute values of a voltage dependency coefficient of the output voltage from the reference voltage generation means and the error amplifier means are -60dB or less for a power voltage change of 1V, and the difference between the absolute values of the  
20 power voltage is -80dB or less. The polarity of the power voltage dependency coefficient of the reference voltage generation means is opposite to the polarity of the power voltage dependency coefficient of the error amplifier means. The noise canceling circuit according to Claims 1 and 2 is as described above.  
25

Moreover, the noise canceling circuit according to Claims 1 - 3 has the feature that a capacitance of a capacitance component of the canceling signal generation circuit is a subtle capacitance of 0.1pF -  
30 0.001pF.

Moreover, the noise canceling circuit according to Claims 1 - 4 has the feature that the bias current generation circuit is omitted, and the reference voltage generation circuit also serves as the bias current  
5 generation circuit.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram showing one example of a  
10 stabilized power supply circuit.

Fig. 2 is a circuit diagram showing one example of a stabilized power supply circuit.

15 Fig. 3 is a diagram showing one example of the source voltage characteristics with respect to the output voltage in a conventional stabilized power supply circuit.

20 Fig. 4 is a diagram whose scale is expanded 10,000 times expanded Fig. 3.

Fig. 5 is a diagram showing the output gain phase - frequency characteristics of a conventional stabilized  
25 power supply circuit.

Fig. 6 shows the PSRR characteristics of a conventional stabilized power supply circuit.

30 Fig. 7 is a circuit diagram showing the first embodiment of the present invention.

Fig. 8 is a circuit diagram showing a variation of the first embodiment of the present invention.

- 5 Fig. 9 shows the source voltage dependency of the voltage in each section of the circuit in Fig. 16.

Fig. 10 shows the canceling operation as to the PSRR characteristics of the present invention.

10

Fig. 11 shows an example of the reference voltage generation circuit.

- 15 Fig. 12 shows the operation of the canceling signal generation circuit.

Fig. 13 is an example of the canceling signal generation circuit.

- 20 Fig. 14 is a graph showing the working of the canceling signal generation circuit.

Fig. 15 is a circuit diagram showing the second embodiment of the present invention.

25

Fig. 16 is a circuit diagram showing the third embodiment of the present invention.

- 30 Fig. 17 is a circuit diagram showing a variation of the third embodiment of the present invention.



Fig. 18 is a block diagram showing the first embodiment of the present invention.

Fig. 19 is a block diagram showing the second embodiment of the present invention

Fig. 20 is a block diagram showing the third embodiment of the present invention

Fig. 21 is a diagram for explaining the canceling operation of the present invention.

Fig. 22 is another diagram for explaining the canceling operation.

15

**DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT**

The mode for carrying out the present invention will be explained below by referring to the diagrams.

Fig. 18 is a block diagram showing a first embodiment, and Fig. 7 shows a concrete circuit configuration thereof. In line with the circuit configuration in Fig. 2, stated as prior art, in Fig. 7 the error amplifier 100 is a two-stage amplifier; a differential amplifier 10 as a first stage and a phase inverting amplifier 20 as a second stage. The numerals 30, 40, 50 and 60 indicate an output buffer, an error detection voltage-dividing circuit, a reference voltage circuit and a bias current generation circuit, respectively. The difference from the prior art lies in an additional canceling signal generation circuit 80 con-

nected to the input terminal N2.

The canceling signal generation circuit 80 generates a very finely divided and advanced-phase signal from a noise signal generated in a power source line, and feeds it to the input of the error amplifier circuit, to reject the ripple noise in the high frequency band. Fig. 8 is a variation of the embodiment shown in Fig. 7, showing the circuit configuration where the error amplifier 80 has the structure of one stage with a canceling transistor array 70 added.

The operation principle and the canceling signal generation circuit will be explained below, while the working of the present invention is described.

(Working of Canceling Signal Generation Circuit)

The operation of the canceling signal generation circuit is very novel, but it is simple. A ripple noise of -100dB for instance is equal to  $10\mu\text{V}/1\text{V}$ . Such small voltage and a phase are required to be accurately generated to cancel the ripple noise. For example, when the ripple noise on the supply line is 1V, it is required to be accurately divided into 1/100,000. Said phase should not greatly deviate, and the operating point of another circuit should also not greatly deviate. Though it seems easy to achieve such a subtle voltage-division ratio on a semiconductor chip by the pure resistance, it is very difficult to realize the subtle voltage-division ratio without a parasitic capacitance and therefore this has not been

realized so far.

Fig. 13 shows a concrete example of the canceling signal generation circuit according to the present invention. In Fig. 13(a), the canceling signal generation circuit comprises resistors R3, R4 and a capacitance component C4 (see the portion enclosed by the line). This circuit is intended to perform the phase correction by the capacitance component after the voltage division by the resistance component. This is an improvement of the feature that, since R1 and R2 of the output voltage-dividing circuit 40 changes in response to the desired output voltage, the optimum canceling capacitor also changes. Fig. 13(b) shows a circuit configuration where the transistor P5 is used instead of the resistor R4. Fig. 13(c) shows an example where the circuit comprises C4 only. C4 can be also formed by a gate capacitance of an FET. Cg indicates a gate capacitance of the input transistor N2 of the error amplifier, and R1, R2 indicate the resistors of the output voltage-dividing circuit 40, which take part in the canceling operation. Assuming that a parallel resistance value of R3 and R4 is much smaller than the parallel resistance value of R1 and R2, the output from the canceling signal generation circuit is expressed by the following formula:

$$Z = R / (j\omega CgR + 1)$$

(9)

$$Vc = \Delta Vdd (R3/R3 + R4) (j\omega CZ / j\omega CZ + 1)$$

(10)

Here,  $V_c = (1/15000)$  volt, where  $R = 1\text{Meg}$ ,  $C=0.1\text{p}$ ,  $\Delta V_{dd}=1\text{V}$ , and  $\omega = 2\pi 10\text{Khz}$ , and the phase is advanced by about 90 degrees.

5

According to the formula (9), the impedance is nearly equal to the one determined by the parallel resistance  $R$  in the frequency below a few 10Khz. In the higher frequency, the formula (9) approaches zero and the  
10 canceling signal becomes smaller so that it does not exhibit a workable cancelling operation.

While the phase advance varies depending on the value of the capacitor  $C_4$ , the phase is advanced by 90 de-  
15 grees approximately at 10Khz. The noise cancel operation becomes feasible if  $C_4$  is set so that the phase delay caused by the 3<sup>rd</sup> pole is canceled. The amplitude can be adjusted by the ratio of  $R_3$ ,  $R_4$  and the impedance ratio of  $C$  and  $R$ . And, when it is inputted  
20 to the input of the error amplifier, the canceling operation can be realized.

The canceling signal generation circuit according to the present invention has the feature that the capaci-  
25 tor and the resistor of the output voltage-dividing circuit 40 constitute the voltage dividing circuit. The voltage-division ratio and the phase advance, which are very subtle and optimum to the object, are realized with minimum costs and elements. Moreover,  
30 its effect is enormous.

In the formula (10), if  $R3$  becomes infinite,  $(R3/R3 + R4)$  approaches 1 as much as possible to thereby realize the state where  $C4$  is directly connected. Fig. 13(c) shows this state. At this time,  $C4$  is in the order of a very subtle capacitance  $fF$ , but it is possible to easily manufacture it on a semiconductor substrate.

As described above, according to the present invention, after the sufficient phase compensation is carried out, the signal inverse to the ripple noise is generated in a very simple method to cancel the noise. Therefore, the PSRR can be greatly improved without increasing the gain of the error amplifier and degrading the stability.

Next, the second embodiment of the present invention will be explained by referring to the block diagram of Fig. 19 and the circuit diagram of Fig. 15. The same constituent elements as those in Fig. 7 are indicated with the same numerals.

In Fig. 15, in comparison with the first embodiment shown in Fig. 7, the canceling transistor array 70, ( $N5$ ,  $N6$  and  $N7$ ) is added. The gate of the canceling transistor array 70 is connected to the power source, and the ripple noise signal on the power source line is directly added.

30

The cascade transistors like  $N5$  and  $N6$ , included in

the canceling transistor array 70, are mentioned in the reference US Patent No. 4533877 that shows the improvement of the PSRR. Another reference US Patent No. 5113148 also exemplifies the cascaded transistors. The gate terminal of all the conventional cascaded transistors is connected to a dedicated reference voltage for matching the current values. Otherwise, a current mismatch with another constant current source in the same path makes the circuit unstable. In the present invention, the cascade transistor is directly connected to the power source to thereby make the operating current irrelevant to another constant current source. And, the ripple noise signal is intentionally fed to the gate and the mutual action with the source terminal is utilized.

As to N7, the operation of the cascaded canceling transistor will be explained. When the voltage Vdd of the supply line rises from a potential in operation and so does the gate potential of N7. While the drain of N7 tries to oscillate by the amplitude approximately identical to Vdd to increase the current, the source potential is subject to the back-gate effect and the increase of the current of N7 can be suppressed. As a result, the decrease of the pd potential is suppressed and the increase of the output voltage Vout of P4 is suppressed. The current of N7 is expressed by the following formula:

$$I_d = 0.5 * \mu_n * C_{ox} * (W/L) * (V_{gs} - V_{tn})^2 * (1 + \lambda (V_{ds} - V_{eff})) \quad (11)$$

$$V_{tn} = V_{t0} + \gamma (\sqrt{V_{sb} + 2\Phi_F}) - \sqrt{\Phi_F} \quad (12)$$

where  $V_{gs}$  = gate source voltage,  $V_{tn}$  = threshold voltage with back-gate,  $V_{ds}$  = drain-source voltage,  $V_{eff} = V_{gs} - V_{tn}$ ,  $\lambda$  = LAMDA coefficient,  $V_{t0}$  = threshold voltage without back-gate,  $V_{sb}$  = source-substrate voltage,  $\Phi_F$  = Fermi level, and  $\gamma$  = coefficient of back-gate effect. The symbol  $\lambda$  is called early voltage coefficient, and indicates a coefficient concerning how much the drain current increases in response to the voltage between the source and the drain. The symbols  $\lambda$  and  $\gamma$  are the coefficients determined during the manufacturing process.

The formula (12) shows that  $V_{tn}$  increases as the source potential  $V_{sb}$  of N7 rises. Even if  $V_{gs}$  and  $V_{dd}$  go up in the formula (11),  $V_{tn}$  rises at the same time and therefore the current  $I_d$  is not directly proportional to the rise of  $V_{gs}$ . Namely, it can be certainly said that, as the coefficient  $\gamma$  becomes larger, the suppression effect, i.e. the cancellation effect of the current  $I_d$ , becomes greater. The early-voltage coefficient  $\lambda$  is called a channel length modulation coefficient, and the larger the channel length  $L$  becomes, the smaller  $\lambda$  is. Thus, the relation between  $\lambda$  and  $L$  is complicated. Accordingly, the relation between the N7-transistor size and the cancellation effect is not determined simply and directly. However, with the standard manufacturing parameter, the cancelling effect can be controlled by changing the channel

length of N7.

5 A block diagram in Fig. 20 shows a third embodiment of  
the present invention. The circuit shown in Fig. 16 is  
its concrete circuit configuration. The same compo-  
nents as those in Fig. 7 are designated by the same  
symbols. In the present embodiment, both of the can-  
10 canceling signal generation circuit 80 and the canceling  
transistor array 70 are implemented.

As a variation of the above-mentioned embodiment, a  
circuit diagram is shown in Fig. 17. In this circuit  
15 configuration, the bias current generation circuit 60  
is omitted and the reference voltage generation cir-  
cuit 50 can also serve as the bias current generation  
circuit.

20 (Inclination of System Offset - 1)

Fig. 9 is a graph showing the simulation of the

PAGE 87/87 \* RCVD AT 1/25/2007 5:07:43 PM [Eastern Standard Time] \* SVR:USPTO-EFXRF-2/11 \* DNIS:2731745 \* CSID:2033276401 \* DURATION (mm-ss):68-12

**BEST AVAILABLE COPY**